

	Type	L #	Hits	Search Text	DBs
1	BRS	L2	3	framer\$2 adj5 fpga	USPAT
2	BRS	L3	12	framer\$2 adj5 asic	USPAT
3	BRS	L4	3	3 and @AD<=19990528 and tsi	USPAT
4	BRS	L5	2	4 and connectivity	USPAT
5	BRS	L8	6	(fpga or asic) same test adj10 connectivity	USPAT
6	BRS	L7	11	(fpga or asic) adj10 generat\$4 same slot	USPAT

	Type	L #	Hits	Search Text	DBs
1	BRS	L2	16	cisco.as. and time adj5 stream and 199\$1.fy.	USPAT
2	BRS	L3	60349	370/422.ccls. and tdm and unused or idle and @AD<=19990528	USPAT
3	BRS	L4	4	370/422.ccls. and tdm and unused and @AD<=19990528	USPAT
4	BRS	L5	19	370/422.ccls. and transmission adj system and @AD<=19990528	USPAT
5	BRS	L6	0	5 and fpga	USPAT
6	BRS	L7	2	5 and tdm	USPAT
7	BRS	L8	16	370/459.ccls. and transmission adj system and @AD<=19990528	USPAT
8	BRS	L9	5	8 and tdm	USPAT
9	BRS	L10	0	370/459.ccls. and fpga and @AD<=19990528	USPAT
10	BRS	L11	3039	fpga and @AD<=19990528	USPAT
11	BRS	L12	10	11 and tdm and tsi	USPAT
12	BRS	L17	10	12 and slot	USPAT
13	BRS	L18	1	transmission adj card and framers and @AD<=19990528	USPAT
14	BRS	L19	0	framer\$2 adj10 fpga same tsi and @AD<=19990528	USPAT
15	BRS	L20	4	framer\$2 and fpga same tsi and @AD<=19990528	USPAT
16	BRS	L21	4	time adj slot adj interchanger and fpga and controller and @AD<=19990528	USPAT
17	BRS	L22	2	time adj slot adj interchanger same fpga and @AD<=19990528	USPAT
18	BRS	L23	2	(time adj slot adj interchanger) same fpga and @AD<=19990528	USPAT
19	BRS	L24	371	(time adj slot adj interchanger) and @AD<=19990528	USPAT
20	BRS	L25	10	24 and insert\$4 adj10 test	USPAT
21	BRS	L26	72	370/376.ccls. and 24	USPAT